IBPS IT Officer Quiz on Computer Organization & Architecture - Set 1

In SBI and IBPS IT Officer exam, Professional Knowledge section alone contains 75 marks. It means, this section is most important for cracking IBPS/SBI IT Officer Exam. We have already provided tons of Miscellaneous and Chapter-wise Quizzes for IBPS and SBI IT Officer Exam.

Today, We are providing you the First Set of Quiz on Computer Organization & Architecture. Normally, 5-10 questions are asked from this Chapter Alone

Computer Quiz for IT Officer

• 1. If memory access takes 20 ns with cache and 110 ns without it, then the ratio is (cache uses a 10 ns memory)

  1. 93%
  2. 90%
  3. 88%
  4. 87%
  5. 89%

  Answer And Explanation

  Answer: Option B
  Explanation:
  Note :
  

  

  • View Answer

Computer Quiz for IT Officer

• 2.The load instruction is mostly used to designate a transfer from memory to a processor register known as____. 

  1. Accumulator
  2. Instruction Register
  3. Program Counter
  4. Memory Address Register
  5. None of the above

  Answer And Explanation

  Answer: Option A
  Explanation:
  Note:Accumulator

  • View Answer

Computer Quiz for IT Officer 

• 3.A group of bits that tell the computer to perform a specific operation is known as____.

  1. Instruction Code
  2. Micro Operation
  3. Accumulator
  4. Register
  5. None of the above

  Answer And Explanation

  Answer: Option A
  Explanation:
  Note:Instruction Code

  • View Answer

Computer Quiz for IT Officer

• 4.The time interval between adjacent bits is called the_____.

  1. Word-time
  2. Bit-time
  3. Turn-around time
  4. Slice time
  5. None of the above

  Answer And Explanation

  Answer: Option B
  Explanation:
  Note:Bit time

  • View Answer

Computer Quiz for IT Officer  

• 5.A k-bit field can specify any one of_____.

  1. 3k registers
  2. 2k registers
  3. k2 registers
  4. k3 registers
  5. None of the above

  Answer And Explanation

  Ans-B( 2k registers)

  • View Answer

Computer Quiz for IT Officer

• 6.The speed imbalance between memory access and CPU operation can be reduced by

  1. Cache Memory
  2. Memory Interleaving
  3. Reducing the size of memory
  4. A and B only
  5. None of the above

  Answer And Explanation

  Answer: Option D
  Explanation:
  Note:A & B only

  • View Answer

Computer Quiz for IT Officer

• 7. MIMD stands for _____.

  1. Multiple Instruction Multiple Data
  2. Multiple Instruction Memory Data
  3. Memory Instruction Multiple Data
  4. Multiple Information Memory Data
  5. None of the above

  Answer And Explanation

  Answer: Option A
  Explanation:
  Note:Multiple Instruction Multiple Data

  • View Answer

Computer Quiz for IT Officer  

• 8.Logic gates with a set of input and outputs is arrangement of______.

  1. Computational Circuit
  2. Logic Circuit
  3. Design Circuit
  4. Register
  5. None of these

  Answer And Explanation

  Answer: Option A
  Explanation:
  Note: Computational Circuit

  • View Answer

Computer Quiz for IT Officer

• 9.The average time required to reach a storage location in memory and obtain its contents is called_____.

  1. Latency time
  2. Access time
  3. Turnaround time
  4. Response time
  5. None of these

  Answer And Explanation

  Answer: Option B
  Explanation:
  Note: Access time

  • View Answer

Computer Quiz for IT Officer 

• 10.The BSA instruction is______.

  1. Branch and Store Accumulator
  2. Branch and Save Return Address
  3. Branch and Shift Address
  4. Branch and Show Accumulator
  5. None of these

  Answer And Explanation

  Answer: Option B
  Explanation:
  Note:Branch and Save Return Address

  • View Answer